

**APPLICATION**

**FOR**

**UNITED STATES LETTERS PATENT**

**TITLE: CONTROL OF MULTIPLY MAPPED MEMORY  
LOCATIONS**

**INVENTORS: TAYIB SHERIFF; MOINUL H. KHAN**

Express Mail No. EV 337934358 US

Date: December 31, 2003

Prepared by: Trop, Pruner & Hu, P.C., John A. Odozynski  
8554 Katy Freeway, Ste. 100, Houston, TX 77024  
713/468-8880 [Office], 713/468-8883 [Fax]

## CONTROL OF MULTIPLY MAPPED MEMORY LOCATIONS

### Background

Multiply mapped memory locations arise in situations where two, or more, disparate memory regions are mapped  
5 onto the identical physical address space. The disparate memory regions may respectively exist in different memory devices, such as in flash memory or in ROM (read only memory), for example, or may exist in different areas of the same memory device. Multiple mapping (alternatively  
10 referred to as "overloading") of physical address space may be used, for example, to effect protected or secure execution of programming code, and may also be used to limit access to sensitive information. However, as heretofore contemplated, multiple mapping (or overloading)  
15 of physical address space precludes convenient communication or concurrent accesses between participating (overloaded) memory regions. This shortcoming derives from the fact that, in accordance with the prevailing state of the art, only one of the mapped regions may be active at a  
20 given time.

Accordingly, what is desired is a technique for effectively transferring control between multiply mapped memory locations. That is, in a system that utilizes multiple-mapped physical memory address, what is lacking is  
25 a mechanism for dynamic overloading, whereby control of a

process that is predicated on, or encounters, multiple mapped memory may be effectively alternated between programming code that is resident in, at least, a first (e.g., unprotected) memory region and second (e.g.,  
5 protected) memory region, where the memory regions are mapped onto identical physical address space.

### Brief Description of the Drawings

The subject technique to control multiply mapped memory locations may be better understood by, and its many  
10 features, advantages and capabilities made apparent to, those skilled in the art with reference to the Drawings that are briefly described immediately below and are attached hereto, in the several Figures of which identical reference numerals (if any) refer to identical or similar  
15 elements, and wherein:

FIG. 1 is a system block diagram of one embodiment of the invention.

FIG. 2 is a block diagram of an address overload mechanism used in one embodiment of the invention to  
20 selectively map memory between protected and unprotected memory.

FIG. 3 is a flow diagram of a method, in one embodiment of invention, to control a process that includes multiple-mapped memory.

25 Skilled artisans appreciate that elements in Drawings are illustrated for simplicity and clarity and have not

(unless so stated in the Description) necessarily been drawn to scale. For example, the dimensions of some elements in the Drawings may be exaggerated relative to other elements to promote and improve understanding of  
5 embodiments of the invention.

#### Detailed Description

In one embodiment, the subject invention represents a method and apparatus for controlling a process in which there is encountered multiple-mapped memory. For present  
10 purposes, multiple-mapped memory may be understood to be memory, i.e. a memory location, or a coherent collection of memory locations (such as might constitute a program), that occupies a physical address space and that is mapped to at least two, or more, memory regions. That is to say, assume  
15 that a process (e.g., an application program, an operating system, etc.) is executing under the control of a processor from internal SRAM (static random access memory) that is coupled to the processor. In the course of process execution, memory is encountered that occupies a physical  
20 address space in SRAM, which physical address space is mapped to at least two different address spaces (memory regions) that are distinct from the physical address space that is occupied by the process at run time, and that are physically distinct from each other.

25 For example, the physical address of the process in SRAM may be mapped both to a first memory region in ROM

(read only memory ), for example, and, alternatively, to a second memory region in flash memory, for example. In this sense, at least, the multiple-mapped memory may be said to be "overloaded." In a manner to be described in detail  
5 below, the multiple-mapped memory is selectively mapped to two or more memory regions, depending on the value of a predetermined condition, which condition may be inherent to the process or exogenous to it.

As indicated above, in the preexisting art, multiple  
10 mapping, or overloading, of a physical address space fails to facilitate communication or concurrent access between participating (overloaded) memory regions. This shortcoming derives from the fact that, attendant the prevailing state of the art, only one of the mapped regions  
15 may be active at a given time. The subject invention redresses this situation in the manner described below.

Referring now to FIG. 1, as depicted therein, in one embodiment of the invention, a system 10 comprises a core processor 101. (For purposes of simplicity, the subject  
20 invention will be described here with reference an embodiment in which the multiple mapped memory is double mapped. That is, the same physical address space is mapped to two alternatively selectable address spaces. However, skilled practitioners understand that the invention may be  
25 implemented so as to comprehend mapping to more than two

selectable address spaces, and is therefore, a technique than enables multiple mapping.)

System 10 may be exploited in any number of devices or equipments, of numerous designs, including, but not limited to, computer equipment (including, for example, 5 workstations, desktops, notebook computers, personal digital assistants (PDAs) and the like), communications equipment, consumer electronics, etc. Internal memory of system 10 may comprise a first memory 102 and a second 10 memory 103. For present purposes, memory 102 and memory 103 may be deemed to be internal in the sense that, for example, memory 102, memory 103 and processor 101 are implemented on the same integrated circuit device. In general, memories 102 and 103 may represent distinct memory 15 types, so that in one embodiment, at least, memory 102 may be a volatile memory type, such as SRAM (semiconductor random access memory), and memory 103 may be a nonvolatile memory type, such as ROM. Internal memory of system 10 may also comprise a third memory 107, about which more will be 20 revealed below. It is sufficient for now to know that in one embodiment of the invention, memory 107 may store a protected function. Memory 102, memory 103, and memory 107 may be coupled through an internal memory controller 104 to bus 105. Bus 105 also couples memories 102, 103, and 107 25 to processor 101.

In the embodiment of FIG. 1, bus 105 also couples to external memory controller 106, which may, in turn be coupled to external memory 108. Although only one external memory is shown in FIG. 1, the number of external memories to which external memory controller may be coupled is not an aspect of the invention, nor a limitation on its scope. One external memory is illustrated in FIG. 1, principally for purposes of concision and precision in the description of the subject invention.

In the embodiment of FIG. 1, bus 105 also couples through a DMA (direct memory access)/bridge device 109 to a trust co-processor 110 and to representative peripheral device(s) 111. For pedagogical purposes, system 10, as described above and illustrated in FIG. 1, may represent, with some embellishment unrelated to the subject invention, a canonical architecture for a wireless communication appliance, such as a cellular telephone, a wireless Internet client, or the like. Skilled practitioners will recognize that system 10 comprises components, specifically, trust co-processor 110 and address overload circuit 20, not present in the prior art. The significance of those components, in the context of the subject invention, will become apparent from the description below.

Recall here that the leitmotif of the subject invention is the realization of a technique that enables efficient and effective control of multiple-mapped memory

so as to alleviate the shortcomings of the preexisting approaches. In one aspect of the invention, multiple-mapped memory may be selectively mapped to a globally visible, unprotected function, as well as to a hidden,  
5 protected, function.

In order to appreciate the manner in which selective mapping may be accomplished in one embodiment of the invention, assume that a process (e.g., an application program, an operating system (OS) driver, or an OS daemon)  
10 120 is loaded on memory 102 for execution by processor 101. For present purposes, memory 102 may be characterized as internal memory in at least the sense that memory 102 is implemented on the same integrated circuit device as is processor 101, and may, in a preferred embodiment, be a  
15 companion to processor 101 as constituent elements on one monolithic device.

Assume, further, that at some point in the execution of process 120, there is encountered multiple-mapped, or overloaded, memory 121. For purposes of the present  
20 invention, overloaded memory 121 may comprises one, to a small number, to a large number of physical memory locations or addresses.

As has been indicated above, memory 121 is "overloaded," in at least in one sense, in that memory 121  
25 is mapped to more than one set of memory. In one embodiment, overloaded memory 121 may be selectively mapped



to either internal memory 107 or to external memory 108, depending, for example, on the existence vel non of a predetermined condition. In a preferred embodiment, and for reasons that will be made clear below, memory 107 may also be internal memory. In some embodiments, memory 107 and memory 108 may represent different memory technologies. For example, memory 107 may be flash memory and memory 108 may be ROM. But such is not necessarily the case. Skilled practitioners will appreciate that the nature of the invention is, with the exception of certain salient features to be identified below, largely indifferent to the specific characteristics of memories 107 and 108 and that, in an alternative embodiment, overloaded memory 121 may map to different memory areas in the same physical memory device, whatever the memory type. The particular memory (for example, memory 107 or memory 108) to which overloaded memory 121 is mapped is selectively controlled by address overload circuit 20 (depicted in detail in FIG. 2), in conjunction with trust co-processor 110.

Specifically, in one embodiment of the invention, address overload circuit 20 responds to an input provided by, or derived from, trust co-processor 110 to map memory 121 to either memory 107 or memory 108. For purpose that will become clear presently, memory 107 may be considered "protected" memory, and memory 108 may be considered "unprotected" memory. Unprotected memory 108 is, for all

purposes relevant here, considered to be globally visible memory. Conversely, protected memory 107 may be considered to be "hidden" in that memory 107 is not universally accessible and, further, in that memory 107 may store  
5 programming code that implements a "protected" function.

As suggested above, the direction in which address overload circuit 20 selectively maps overloaded memory 121 depends on an input received from trust co-processor 110. For example, in one embodiment of the invention, trust co-processor 110 may operate to scan and validate process 120.  
10 If process 120 is determined to be a trusted process, then a first signal (T) is provided to address overload circuit 20. If the process is not trusted, a second signal ( $\bar{T}$ ) is provided to circuit 20.

Referring now to FIG. 2, depicted therein is a  
15 detailed block diagram of the address overload circuit 20 that is referred to above. In the embodiment of FIG. 2, address overload circuit 20 is seen to include an address multiplexer 201 and a data multiplexer 202. Address  
20 multiplexer 201 is coupled to internal memory controller 104 through address bus 203, and data multiplexer 202 is coupled to internal memory controller 104 through data bus 204. Address multiplexer 201 is coupled to protected (i.e., hidden) memory 107 through a first address path 204  
25 and is coupled to unprotected (i.e., visible) memory 108 through a second address path 205. The output of protected

memory 107 is coupled to data multiplexer 202 through a first data path 208; and the output of unprotected memory 108 is coupled to data multiplexer 202 through second data path 209.

5       As is readily seen in FIG. 2, an address is provided to address overload circuit 20 from internal memory controller 104 on address bus 203. The address on address bus 203 is coupled directly to input 201a of address multiplexer 201 and is coupled through an address  
10 translator 211 to input 201b of address multiplexer 201, via a translated address bus 212. A control signal 210 (where  $210=T, \bar{T}$ ) is coupled to control input 201c of address multiplexer 201 from trust co-processor 110. Control signal 210 from trust co-processor 110 is similarly  
15 coupled to control input 202c of data multiplexer 202.

As to operation, in one embodiment of the invention, address overload mechanism 20 generates a pair of distinct addresses from the address that is provided on address bus 203. In one embodiment of the invention, the address data  
20 on address bus 203 may be coupled from an address comparator (not shown) that is included in, or operates in conjunction with, memory controller 104. One of the addresses at the output of address multiplexer 20 is mapped to unprotected memory 207, and is coupled to unprotected  
25 memory 108 via address path 205. By virtue of the operation of address translator 211, a second address is

mapped to protected memory 206, and is coupled to memory 107 via address path 204. The respective outputs of memory 107 and memory 108 are coupled to data multiplexer 202 at inputs 202a and 202b, respectively. In this manner, signal 210, provided by trust co-processor 110, may be used to selectively determine which address space, 108 or 107, is accessed. That is, if signal 210 = T, then protected memory 107 is accessed; if signal 210 =  $\bar{T}$ , then unprotected memory 108 is accessed.

As indicated above, the value of signal 210 (T,  $\bar{T}$ ) is determined by trust co-processor 110. In general, trust co-processor operates so that if the predetermined condition is determined to exist, then trust co-processor will provide a signal 210 = T; if not, signal 210 =  $\bar{T}$ .

In this regard, it should be noted that the scope of the subject invention is not constrained by or limited with regard to the range of conditions that may be considered by trust co-processor 110. However, in one significant application of the invention, trust co-processor may operate to determine whether the then-executing process 120 is a trusted process. In this context, process 120 may be considered to be a trusted process if it has been obtained from a trusted source. For example, if process 170 is an application program or an OS, then it may contain a signature (likely coded and/or encrypted) that verifies its source. In one embodiment of the invention, the process may

be validated at the time the system or the process is booted.

FIG. 3 is a flow chart that depicts the manner in which multiple-mapped memory may be controlled and managed in accordance with an embodiment of the present invention. It must be understood here that the method flow and sequence illustrated graphically in FIG. 3 is intended to be exemplarily, rather than definitive, with respect to the invention. For example, methods that exclude, or include certain additional, steps may nonetheless be captured by the scope of the subject invention. In addition, the sequence of steps may depart from that which is illustrated in FIG. 3.

Execution of the target process commences at 301. The target process continues to execute at 302. Throughout execution of the process, attention is paid to the occurrence of multiple-mapped memory. This activity is represented at decision block 303. In this context it may be assumed that in one embodiment of the invention, the trust co-processor and the trusted process are mutually familiar, at least in the sense that the trust co-processor "knows" that the process incorporates multiple-mapped memory, as does the trusted process. Alternatively, transfer agent 130 (see description below) may be also aware, or be made aware of, the existence of double-mapped memory.

If the then-encountered memory is not multiple-mapped memory, the process step at hand is executed. Subsequently, branch 304 is taken, and process execution returns to 302.

5        However, if at 303 a determination is made that multiple-mapped memory has been encountered, then branch 305 is taken. At 306 a determination is made whether the process is a trusted process *vel non*. As indicated herein above, this determination is made by the trust co-processor, and irrespective of the sequence explicitly  
10        illustrated in FIG. 3, it is to be understood that this determination may be made at various points in time. For example, the trust co-processor may have made this determine in advance of the particular occasion on which  
15        the process is to be executed. (Recall that if the process is a trusted process signal 210 will equal T, otherwise,  $\bar{T}$ .) If a determination is made that the process is not a trusted process, then branch 307 is taken. In this situation, at 308 unprotected functionality resident at  
20        unprotected memory 108 is called and executed. Subsequent to the execution of the unprotected function, at branch 309 the process returns to 302. Alternatively, if the process is determined to be a trusted process (signal 210=T), then branch 310 is taken.

25        At this point it is appropriate to introduce a salient component that inheres in at least one embodiment of the

invention. As may be seen in FIG. 1, a system in which the invention is implemented may include a transfer agent 130 that may be stored, for example, in nonvolatile memory, such as ROM 103. In a manner that will be more fully  
5 explained below, transfer agent 130 comprises programmed instructions that, when executed perform functions that are ancillary to the execution of a protected function. Transfer agent executes on those occasions when the multiple-mapped memory 121 is selectively mapped to the  
10 protected memory space mapped. In a preferred embodiment, transfer agent 130 may be permanently stored in ROM in order to maintain the integrity of operation. Upon execution, the transfer agent may be copied to and executed from SRAM 120. When executing transfer agent 130 manages,  
15 at least temporarily, execution of the process.

At 311, the transfer agent is copied from its permanent location to the memory space in which the process is executing, e.g., SRAM 120. Recall from above that, in one embodiment of the invention, the transfer agent is  
20 stored in nonvolatile ROM 103. Such storage is calculated to assure the integrity of the transfer agent and its insusceptibility to tampering or unauthorized access, contamination, or modification.

At 312, operation of the transfer agent is enabled by  
25 writing to the transfer agent parameters necessary for the transfer agent to identify, call, and execute the protected

function in memory 107. In one embodiment, the relevant parameters are written to the transfer agent from the then-executing process, but the invention contemplates all techniques that may be devised to enable operation of the transfer agent.

At 313, 314 and 315, the protected function is, respectively, identified, called, and executed, under control, supervision and management of the transfer agent.

At 316, results (if any) of the execution of the protected function are delivered to the process. At 317, operation of the transfer agent in internal SRAM is terminated, and the transfer agent is returned to permanent storage. (Of course, had the transfer agent been copied from ROM to SRAM, then the transfer agent may need only to be deleted from the memory space it occupied in SRAM while executing.) At 318, execution of the process returns on branch 309 to 302.

An advisory note is likely warranted here. For purposes of simplicity, the arrangement and operation of the invention has been based on a configuration in which the multiple-mapped memory 121 is stored and executes on internal memory 102, and is mapped to, alternatively, protected internal memory 107 or to unprotected external memory 108. In some circumstances, the above configuration may represent a preferred implementation. However, understand that the invention is not constrained in this



manner. That is, the multiple-mapped memory may execute from, or be stored in, either internal or external memory, and may be mapped to either internal or external memory.

Accordingly, from the above description, the subject  
5 invention may be appreciated as representing a salutary approach to the management of multiple-mapped memory. In particular, in one embodiment, the invention enables selectable execution of a protected function that may be stored in protected memory.

10 Although the description makes reference to specific components of a generalized processor-based system, such as system 10, it is contemplated that numerous modifications and variations of the described and illustrated embodiments may be possible. Moreover, while FIG. 1 shows a block  
15 diagram of a generalized processor-based system, it is to be understood that embodiments of the present invention may be implemented in a wireless device such as a cellular phone, personal digital assistant (PDA) or the like.

In such embodiments, the invention may be coupled to  
20 an analog front end (AFE) that constitutes part of a cellular telephone system. One embodiment of such an AFE is depicted as wireless interface 140 in FIG. 1. As may be seen there, a cellular, or other, wireless system includes an antenna 150 that is coupled to interface 140. Interface  
25 140, in turn, may comprise in one embodiment, a diplexer that couples an RF (radio frequency) transceiver to antenna

150. Specifically in the transmit mode of operation, the  
diplexer couples the transmitter section of the RF  
transceiver to antenna 150. In the receive mode, the  
diplexer couples the receiver section of the RF transceiver  
5 to antenna 150. The RF transceiver may also be coupled to  
an analog mixed signal section.

In addition, skilled practitioners recognize that  
embodiments may also be realized in software (or in the  
combination of software and hardware) that may be executed  
10 on a host system, such as, for example, a computer system,  
a wireless device, or the like. Accordingly, such  
embodiments may comprise an article in the form of a  
machine-readable storage medium onto which there are  
written instructions, data, etc. that constitute a software  
15 program that defines at least an aspect of the operation of  
the system. The storage medium may include, but is not  
limited to, any type of disk, including floppy disks,  
optical disks, compact disk read-only memories (CD-ROMs),  
compact disk rewritables (CD-RWs), and magneto-optical  
20 disks, and may include semiconductor devices such as read-  
only memories (ROMs), random access memories (RAMs),  
erasable programmable read-only memories (EPROMs),  
electrically erasable programmable read-only memories  
(EEPROMs), flash memories, magnetic or optical cards, or  
25 any type of media suitable for storing electronic  
instructions. Similarly, embodiments may be implemented as

software modules executed by a programmable control device, such as a computer processor or a custom designed state machine.

5 While the present invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate numerous modifications and variations therefrom. It is intended that the appended claims cover all such modifications and variations as fall within the true spirit and scope of this present invention.